Parallel Architectures and Compilation Techniques PACT 2001
نویسندگان
چکیده
Foreword This year's International Conference on Parallel Architectures and Compilation Techniques (PACT 2001) includes for the first time a Work-in-Progress session. We received many excellent short abstracts – some of which were wild ideas. From these we chose seven abstracts for presentation, and we have included them in this booklet. We selected them for their novelty and the brevity with which they were expressed. Thanks to Kevin Skadron, TCCA Newsletter Editor, we are also pleased to announce that all of the accepted and presented abstracts will appear in the upcoming TCCA newsletter. This booklet therefore is only an intermediate presentation of the work for the conference attendees, and it is intended to form a better basis for a discussion of the presented work during the WiP session. We hope that the session itself will be lively and fun for both the presenters and the attendees and will serve as a forum for intensive, perhaps even controversial discussions. Keeping with the spirit of this session, there will be some interesting prizes for the best abstracts selected by a panel of judges. conference steering committee for giving us the opportunity to institute this new tradition. We would also like to direct special thanks to Eduard Ayguade, Josep-Lluis Larriba, and Marta Jiminez for their excellent support regarding the web presentation, the local organisation, and the printing of these booklets. Last, but certainly not least, we also thank all those who took the time to submit abstracts to this special session. We hope that this WiP session will be a success and that it will become a long and productive tradition for future PACT conferences. Introduction This abstract describes work to minimize re-execution of control independent instructions. This technique differs from prior work in its emphasis on compiler scheduling in order to minimize changes to the hardware of an out-of-order processor. Work so far has focused on single-sided branch hammocks. A branch hammock [1] is an instruction sequence corresponding to an 'if' language construct. It is called double-sided when it corresponds to an 'if-then-else' construct and single-sided when it corresponds to an 'if-then' construct alone (i.e., without the 'else' part). When the 'then' and the 'else' contexts contain only one basic block each, the branch hammock is called simple. In typical speculative processors, when a conditional branch corresponding to such a branch hammock is mispredicted, all the instructions fetched after the branch are squashed. …
منابع مشابه
International Conference on Parallel Architectures and Compilation Techniques, PACT '12, Minneapolis, MN, USA - September 19 - 23, 2012
متن کامل
12th International Conference on Parallel Architectures and Compilation Techniques (PACT 2003), 27 September - 1 October 2003, New Orleans, LA, USA
Inevitably, reading is one of the requirements to be undergone. To improve the performance and quality, someone needs to have something new every day. It will suggest you to have more inspirations, then. However, the needs of inspirations will make you searching for some sources. Even from the other people experience, internet, and many books. Books and internet are the recommended media to hel...
متن کاملThe Plan-Du Style Compilation Technique for Eager Data Transfer in Thread-Based Execution
Plan-do compilation technique is a new, advanced compilation framework for eager data transfer on distributed-memory parallel architectures. The technique is especially eective for a recent breed of low-latency architectures by realizing a high-throughput low-latency communication scheme, pipelined sends. The compilation of high-level, plan-do style code into low-level, eager data transfer code...
متن کاملMicrocode Generation for Flexible Parallel Target Architectures
Advanced architectural features of microprocessors like instruction level parallelism and pipelined functional hardware units require code generation techniques beyond the scope of traditional compilers. Additionally, recent design styles in the area of digital signal processing pose a strong demand for retargetable compilation. This paper presents an approach to code generation based on netlis...
متن کاملJava Compilation for Multi-threaded Architectures
This paper outlines the design of a compilation framework for applications in embedded systems programmed in Java and targeted at multi-threaded architectures. These architec-tures have multiple Thread Processing Units (TPUs) to support loop-level parallelism, where each TPU employs instruction-level parallelism, and data and control speculation techniques to improve performance. The paper desc...
متن کامل